

# Raichu\_GL Schematics

## Gemini Lake

Confidential For ACER CSD Use Only

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

ODD CHA CNVI

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size

A3

Document Number

Raichu\_GL

Date

Monday, October 01, 2018

Rev

-1M

Sheet

1


of

106



# Gemini Lake Board Block Diagram

Project code : 4PD0FT010001  
PCB P/N : 18754  
Revision : -1M



PCB Layer  
L1: Top  
L2: GND  
L3: Signal  
L4: Signal  
L5: GND  
L6: Bottom

CHARGER		44
BQ24780S		
INPUTS	OUTPUTS	
19V_DCBATOUT	BT+	
SYSTEM DC/DC		45
SY8288CRAC-GP		
INPUTS	OUTPUTS	
19V_DCBATOUT	5V_S5	
SYSTEM DC/DC		45
SY8288CRAC-GP		
INPUTS	OUTPUTS	
19V_DCBATOUT	3D3V_S5	
CPU PMIC		46
BD2671MWV-E2-GP		
INPUTS	OUTPUTS	
19V_DCBATOUT	1D8V_S5	
CPU PMIC		47
BD9515NUXE2-GP-U		
INPUTS	OUTPUTS	
5V_S5	1V_CPU_VCGI	
CPU PMIC		50
BD2671MWV-E2-GP		
INPUTS	OUTPUTS	
5V_S5	1V_CPU_VNN	
	1D05V_S0	
CPU PMIC		51
BD2671MWV-E2-GP		
INPUTS	OUTPUTS	
19V_DCBATOUT	1D2V_CPU_VDDQ_S3	
5V_S5	1D2V_S5	
	2D5V_S3	
SYSTEM Load switch		40
G2898KD1U		
INPUTS	OUTPUTS	
5V_S5	5V_S0	
3D3V_S5	3D3V_S0	
1D8V_S5	1D8V_S0	


ODD CHA CNV1



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>CPU (Reserved)</b>			
Size	Document Number		Rev
A4	<b>Raichu_GL</b>		<b>-1M</b>
Date:	Monday, October 01, 2018		Sheet 3 of 106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
CPU (Reserved)		
Size	Document Number	Rev
A4	Raichu_GL	-1M
Date:	Monday, October 01, 2018	Sheet 4 of 106








47 VSSGI\_SENSE << <<

47 VCCGI\_SENSE << <<




50 VNN\_VCC\_SENSE << <<

50 VNN\_VSS\_SENSE << <<





SSID = CPU



GEMINI-LAKE-2-GP  
@ Tie VCCIOA to VDDQ for LPDDR4 designs  
@ Tie VCCIOA to VCCRAM\_1P05 for DDR4 designs

ODD CHA CNVI


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (VDDQ/VCCIO/Others)		
Size A4	Document Number Raichu_GL	Rev -1M
Date: Monday, October 01, 2018	Sheet 7	of 106







SSID = CPU



ODD CHA CNVI

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>CPU (VSS)</b>		
Size Custom	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 9 of 106



SSID = CPU

VCCGI

IccMax = 21 A

22U 0603 x 13

22U 0603 x 3 (DY)

1V\_CPU\_VCGI

PC1001  
Do Not Stuff  
DY

PC1002  
SC8U6D3V3MX-1-GP

PC1003  
SC8U6D3V3MX-1-GP

PC1004  
SC8U6D3V3MX-1-GP

PC1005  
SC8U6D3V3MX-1-GP

PC1006  
SC8U6D3V3MX-1-GP

PC1007  
SC8U6D3V3MX-1-GP

PC1008  
SC8U6D3V3MX-1-GP

PC1009  
SC8U6D3V3MX-1-GP

PC1010  
SC8U6D3V3MX-1-GP

PC1011  
SC8U6D3V3MX-1-GP

-IM:For EMC 20180921

-IM:For EMC 20180921

PC1012  
SC8U6D3V3MX-1-GP

PC1013  
SC8U6D3V3MX-1-GP

PC1014  
SC8U6D3V3MX-1-GP

PC1015  
SC8U6D3V3MX-1-GP

PC1016  
SC8U6D3V3MX-1-GP

PC1019  
Do Not Stuff  
DY

PC1022  
Do Not Stuff  
DY

1V\_CPU\_VNN

22U 0603 x 6

22U 0603 x 1 (DY)

1U 0402 x 3

1U 0402 x 1 (DY)

VNN

PC1024  
SC8U6D3V3MX-1-GP

PC1025  
SC8U6D3V3MX-1-GP

PC1026  
Do Not Stuff  
DY

PC1027  
SC8U6D3V3MX-1-GP

PC1028  
SC8U6D3V3MX-1-GP

PC1029  
SC8U6D3V3MX-1-GP

PC1030  
SC8U6D3V3MX-1-GP

PC1031  
SC8U6D3V3MX-1-GP

PC1032  
SC1U10V2KX-L1-GP

PC1033  
SC1U10V2KX-L1-GP

PC1034  
SC1U10V2KX-L1-GP

PC1035  
Do Not Stuff  
DY

-IM:20180903

Table 4-3. Decoupling Requirements of BSC, ESC, MLCC, Bulk Cap and SoC Ball Groups  
(Sheet 1 of 2)

System Rail Name	Power Balls [GND]	Max L from Ball to nearest BSC [0402-1uF]			Max L from Ball to nearest ESC [0402 - 1uF]			Max L from Ball to nearest MLCC [0603 - 22uF #0805 - 22uF #0805 - 47uF]			Max L / R from Ball to VR Bulk [330uF_9mOhm]		
		Back Side Cap	BSC (nH)	Total (nH)	Top Side Edge Cap	ESC (nH)	Total (nH)	Top Side MLCC	MLCC (nH)	Total (nH)	Top Side Bulk	Bulk (nH)	(mΩ)
VCC_VCG 1	T28,T29,T31,T33,T35,T36,V28,V29,V31,V33,V35,V36,Y28,Y29,Y33,Y35,AA28,AA29,A31,AA33,C28,AC31,AE28,E29,AE31,F31,AF33,AG31,AG28,E29,31,AJ33,AJ35,AL31,AL33,AL35,AM33,AM35,AM36,D33,D39,D31,P41,P39,D37,AM38,AG38,Y27,AA27,AC27,A F29,AG29,AJ29,AL29,AM29,AM31,AP29,V27,T27,R28,Y31,AG35,AJ36,AA35,AC29,V38,T38,C36,E28,F31,H39,E27,AP33,AP35,M41, AL39,N28,D41]	C414 C410 C422 C440 C420 C411 C407 C425 C441 C416 C426 C421	1.3 0.875 1.1 0.654 0.496 0.452 0.602 0.688 0.405 0.387 0.417 0.386	0.103				C612 C613 C614 C615 C616 C617 C618	0.424 0.418 0.425 0.409 0.406 0.437 0.420	0.226	C702 C703	0.410 0.415	1.41 1.41
VNN-SVID	AF35,G36,G27,AG28,AJ27,AJ28,AL27,AL28,AJ48,AL48,AJ49,AJ46,AG46,AG48,AM28,AM27,AF29,AG29,AJ29,AL29,AM29,A P27,AP28,AP29,AF25,AG25,AJ25,AL25,AM25,AG35,AJ36,AG38,AL46,AN48,AN49,AJ44,AF45,A F47,AF48,AL51]	C431 C401 C419 C430	0.565 0.652 0.435 0.434	0.332				C605 C606 C604	1.68 1.78 1.75	1.519			

ODD CHA CNVI

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power CAP1)

Size

Document Number

Rev

A4

Raichu\_GL


-1M

Date: Monday, October 01, 2018

Sheet 10 of 106



SSID = CPU



System Rail Name	Power Balls [GND]	Max L from Ball to nearest BSC [0402-1uF]			Max L from Ball to nearest ESC [0402 - 1uF]			Max L from Ball to nearest MLCC [0603 - 22uF #0805 - 22uF #0805 - 47uF]			Max L / R from Ball to VR Bulk [330uF_9mOhm]		
		Back Side Cap	BSC (nH)	Total (nH)	Top Side Edge Cap	ESC (nH)	Total (nH)	Top Side MLCC	MLCC (nH)	Total (nH)	Top Side Bulk	Bulk (nH)	(mΩ)
VCC_1P8V_A	V21,T25,V25,T23,V23,T21 [Y27,Y25,Y23,Y21,T27,V27,P21] AJ23,AG23[AJ25, AG25]	C417 C438	1.36 0.714	0.673									
VCCIOA	AT27,AT28,AT29,AT25,AP31,AT31,AP25 [AM29,AP27,AP28,AP28,AP33,AT33,AP23,AT23,AU28,AM31]	C429 C418	0.475 0.475	0.426	C202 C203	3.72 4.10	3.6	C601 C602	5.12 4.78	4.537			
VDDQ	AP36,AT36,AP38,AT38,AT35,AT18,AP18,AP21,AT20,AT21,BA43,BA41,BA31,BA13,BA15,BA25 [AV39,AR39,AP35,AM38,AT33,AP33,AT23,AR17,AP23,AM23,AM21,AY43,AV33,BC31,AV23,AV17,AV41,AY41,BC25,AY13,AY15]	C412 C428	0.475 0.523	0.223				*C816 *C817 *C821	2.06 4.10 1.62 3.30	0.496			
VCCRAM_1P05	AC35,AE35,AE38,AE36,AF28,AF27,AF38,AF36,AC33,AE33 [AE27,AF29,AF40,AG38,AJ38,AC29,AA35,AG35,AJ36,AF25]	C424	0.712					C608	2.89				
VCCRAM_1P05_10	AA36,AA38,Y36,Y38,AC38,AC36 [V38,W39,AF40,W41,T38,AA35]	C405	0.989					C609	3.62				
VDD2_1P 24_GLM	AP20,AL38,AL36 [AM21,AR17,AJ38, AJ36]	C415	0.619		C219	1.78		C610 C611	2.10 2.09	1.978			
VDD2_1P 24_AUD_1 SH_PLL	AM18,AL18 [AJ18, AL17]	C435	0.791					#C823 #C824	1.88 1.88	1.75			
VDD2_1P 24_USB2	AJ20,AG18 [AG20, AJ18]	C433	0.747		C217	1.723		C623	2.13				
VDD2_1P 24_MPHY	AC21,AE20,AE21,AF20,AF21 [AG20,AF18,AE18,AA23,AC23,AE23,AF23,AA21]	C442	0.667		C218	1.6		C624	2.08				
VDD2_1P 24_DSI_C SI	AW12[AW10]							C625	2.22				

ODD CHA CNVI

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power CAP2)

Size

A4

Document Number

Raichu\_GL

Rev

-1M

Date

Monday, October 01, 2018

Sheet

11

of

106



# Main Func = DDR4 On Board With Single Rank

DQ80	DQ0~DQ7
DQ81	DQ8~DQ15
DQ82	DQ16~DQ23
DQ83	DQ24~DQ31
DQ84	DQ32~DQ39
DQ85	DQ40~DQ47
DQ86	DQ48~DQ55
DQ87	DQ56~DQ63

5 M\_A\_DQS0 <<<  
5 M\_A\_A0 <<<  
5 M\_A\_DQS0 <<<  
5 M\_A\_DQS0 <<<

12 M\_A\_DQS0 <<<  
12 M\_A\_A0 <<<  
12 M\_A\_DQS0 <<<  
12 M\_A\_DQS0 <<<

CHA  
R1234 1 3 2 100k 1-GP M\_A\_C000




Figure 5-14. Memory Down DRAM\_VREF Generation Example Circuit




Figure 5-15. ODT Signal Connection Diagram







Figure 5-16. VREF Generation Example Circuit







Memory Configuration	Power Domain	Decoupling Location	Quantity X uF (Size)	Notes
DDR4 Memory Down (4 devices) Each channel	VDD/VDDQ	4 Per DRAM as close as possible to the VDD pins of DRAM	32x 1uF (0402)	2
		Distribute evenly across domain, close by Drams	10x 10uF (0603)	
	Vpp	2 as near each x16 DRAM device as possible	16x 1uF (0402)	2
		Distribute evenly across domain, close by Drams	5x 10uF (0603)	2
	VTT	2 as near each x16 DRAM device as possible	16x 1uF (0402)	2
		Distribute evenly across domain, close by Drams	4x 10uF (0603)	2

Notes:  
1. The decoupling solution can be taken as an reference, suggest customer to perform completed simulation and validation to verify the solution.  
2. Total quantity is referring to 2 channels.  
3. Decoupling for the DDR4 Memory Down will also be dependent on the DRAM memory requirements itself. Check with DRAM vendor for additional requirements or specifications.










WE# /A14  
CAS# /A15  
RAS# /A16



need check with SW



DDR4 SO-DIMM Power Decouple Cap






Table 5-9. SODIMM DDR4 VREF Layout Requirements


Parameter	Guidelines
VREF Width	15 mils / 0.381 mm in the main route
VREF Spacing	15 mils / 0.381 mm in the main route
MEM_CH0/L_VREFCA	Left unconnected, Provide "0" Ohm series Resistor with "No Stuff"
SODIMM ECC bit signals Pins and DMS Pin	Should be pulled to VDDQ
VREFDQ	Left unconnected
SODIMM "ALERT" and "EVENT" Pins	Should be pulled to VDDQ WITH 240 Ohm Resistor
SODIMM "Parity" pin	Should be pulled down to GND WITH 240 Ohm Resistor

Table 5-10. DDR4 Decoupling Recommendation for SODIMM

Memory Configuration	Power Domain	Decoupling Location	Quantity X uF (Size)	Notes
DDR4 SODIMM 1DPC	VDDQ	4 near each side of the DIMM connector close to VDD pins	16x 1uF (0402)	
			16x 10uF (0603)	
	VTT	4 near each side of the DIMM connector close to VDD pins	2x - 4x 0.1uF (0402)	
			1x 22uF (0603) or 2x 10uF (0603)	3 3

Notes:  
1. The decoupling solution can be taken as an reference, suggest customer to perform completed simulation and validation to verify the solution.  
2. Total quantity is referring to 2 channels.  
3. Decoupling for the DDR4 SODIMM will also be dependent on the SODIMM requirements itself. Check with your SODIMM vendor for additional requirements or specifications.

Figure 5-8. SODIMM DRAM\_VREF Generation Example Circuit



DDR4 SODIMM

Wistron Corporation

21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

DDR4 SODIMM

Raichu

Rev -1M

Monday, October 01, 2018

Sheet 12 of 108




# Blanking

Confidential For ACER CSD Use Only

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>DDR (Reserved)</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 14 of	106




SSID = STRAP

GPIO	GPIO_27	GPIO_28	GPIO_42	GPIO_45	GPIO_61	GPIO_65	GPIO_66
Schematic							
High	Enable =default=	Enable =default=	Override Normal	Enable =debug=	Enable	Force	Boot form LPC
Low	Disable	Disable	No Override	Disable =default=	Disable =default=	Not Force =default=	Not form LPC =default=
GPIO	GPIO_83	GPIO_84	GPIO_163	GPIO_168	GPIO_172	GPIO_174	GPIO_175
Schematic							
High	Buffer set 1.8v	Disable boot from SPI	1.8v	1.8v	Enable	1.24v	eSPI mode
Low	Buffer set 3.3v =default=	Enable boot from SPI =default=	3.3v =default=	3.3v =default=	Disable =default=	1.20v =default=	LPC mode =default=

GPIO #	Pin Name	Purpose	Internal Termination	Pin Strap Usage/Description/Polarity
GPIO_27	GPIO_27	Allow eMMC as a boot source	20K PU	1=enable (default); 0=disable; If platform is using SPI as the boot device, then provide a pull-down for this strap to disable eMMC
GPIO_28	GPIO_28	Allow SPI as a boot source	20K PU	1=enable (default) 0=disable <b>Note:</b> If platform is using eMMC as boot device, then provide a pull down for this strap to disable SPI.
GPIO_42	MDSI_A_TE	Flash Descriptor Override	20K PD	0 = No Override (Normal Operation) 1 = Override <b>Note:</b> This strap enables the platform to override security features in the SPI.
GPIO_45	USB2_OC1_N	Top swap override	20K PD	1 = Enable 0 = Disable (default) <b>Note:</b> Within the SPI ROM there may be different locations where the boot code is stored. This strap enables platform to change where the core will look for BIOS code for a SPI boot only.
GPIO_61	SIO_UART0_TXD	Enable TXE ROM Bypass	20K PD	1 = enable bypass 0 = disable bypass (default) <b>Note:</b> This strap tells TXE 3.0 to bypass Read-Only Memory (ROM) that it has on SoC. If an issue occurs with the boot up code of TXE3.0 before the first patch point this strap enabled the platform tell TXE 3.0 to bypass the ROM causing the issue and go to the patch space instead.
GPIO #	Pin Name	Purpose	Internal Termination	Pin Strap Usage/Description/Polarity
GPIO_174	AVS_M_CLK_AB2	VDD2 1.24V vs. 1.20V select	20K PD	1=VDD2 is 1.24V; 0=VDD2 is 1.20V (default)
GPIO_175	AVS_M_DATA_2	eSPI vs. LPC	20K PD	1=eSPI mode; 0=LPC mode (default) <b>Note:</b> The default for A0 will be eSPI due to a bug on LPC.


GPIO #	Pin Name	Purpose	Internal Termination	Pin Strap Usage/Description/Polarity
GPIO_65	SIO_UART2_TXD	Force DNX FW Load	20K PD	1 = Force 0 = Do not force (default) <b>Notes:</b> 1. DnX: Download and Execute 2. This strap is a recovery strap for corrupted FW image. This strap will force TXE3.0 to execute a "Download and Execute" (DnX) flow, where it would fetch firmware from a USB stick and re-flash a USB.TXE can do it for BIOS part of FW, but if TXE FW itself is corrupted we need this strap.
GPIO_66	SIO_UART2_RTS_N	LPC boot BIOS strap	20K PD	1=boot from LPC; 0=do not boot from LPC (default) <b>Note:</b> The board should strap this low and do not use otherwise
GPIO_83	SIO_SPI_0_TXD	LPC 1.8V/3.3V mode select	20K PD	1=buffers set to 1.8V mode 0=buffers set to 3.3V mode (default)
GPIO_84	SIO_SPI_2_CLK	Allow SPI as a boot source	20K PU	1=disable 0=enable (default)
GPIO_163	AVS_I2S1_WS_SY NC	SMBus 1.8V/3.3V mode select	20K PD	1=buffers set to 1.8V mode 0=buffers set to 3.3V mode (default)
GPIO_164	AVS_I2S1_SDI	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_168	AVS_HDA_SDI	PMU (Power Management Unit) 1.8V/3.3V mode select	20K PD	1=buffers set to 1.8V mode 0=buffers set to 3.3V mode (default)
GPIO_172	AVS_M_CLK_B1	SMBus No Re-Boot	20K PD	1 = Enable 0 = Disable (default) <b>Note:</b> Platforms should strap this LOW. Functionality is handled by the PMC.






SSID = PCH



SPI ROM



EMMC



STRAP





SSID = PCH

15 GPIO83\_LPC\_IP8\_3P3 >>>  
15 GPIO84\_SPI\_BOOT\_BIOS >>>  
  
15 GPIO61\_TXE\_BYPASS >>>  
  
15 GPIO65\_DNFW\_RELOAD >>>  
15 GPIO66\_LPC\_BOOT\_BIOS >>>

65 CPU\_I2C\_SCL\_P4 <<<  
65 CPU\_I2C\_SDA\_P4 <<<  
91 SIO\_SPI\_0\_FS1 <<<

68 LPSS\_UART0\_TXD >>>  
68 LPSS\_UART0\_RXD >>>

61 CNV\_WR\_CLKP >>>  
61 CNV\_WR\_CLKN >>>  
  
61 CNV\_WR\_DP0 >>>  
61 CNV\_WR\_DN0 >>>  
  
61 CNV\_WR\_DP1 >>>  
61 CNV\_WR\_DN1 >>>

61 CNV\_WT\_CLKP <<<  
61 CNV\_WT\_CLKN <<<

61 CNV\_WT\_DP0 <<<  
61 CNV\_WT\_DN0 <<<

61 CNV\_WT\_DP1 <<<  
61 CNV\_WT\_DN1 <<<

61 CNV\_BRI\_RSP <<<  
61 CNV\_RGI\_RSP <<<

13 PCH\_SMB\_DATA <<<  
13 PCH\_SMB\_CLK <<<







Table 23-1. I<sup>2</sup>C Signal Interface Description

Signal Name	Direction	Maximum Frequency/ Data Rate	Description
SIO_I2C0_SDA SIO_I2C0_SCL	Input/Output	3.14MHz	I <sup>2</sup> C clock and data for Audio Codec
SIO_I2C1_SDA SIO_I2C1_SCL	Input/Output	3.14MHz	I <sup>2</sup> C clock and data for NFC or any other I <sup>2</sup> C interfaces
SIO_I2C2_SDA SIO_I2C2_SCL	Input/Output	3.14MHz	I <sup>2</sup> C clock and data for CAMERA or any other I <sup>2</sup> C interfaces
SIO_I2C3_SDA SIO_I2C3_SCL	Input/Output	3.14MHz	I <sup>2</sup> C clock and data for TOUCH or any other I <sup>2</sup> C interfaces
SIO_I2C4_SDA SIO_I2C4_SCL	Input/Output	3.14MHz	I <sup>2</sup> C clock and data for ISH or any other I <sup>2</sup> C interfaces
SIO_I2C5_SDA SIO_I2C5_SCL	Input/Output	3.14MHz	I <sup>2</sup> C clock and data for TOUCH panel or any other I <sup>2</sup> C interfaces
SIO_I2C6_SDA SIO_I2C6_SCL	Input/Output	3.14MHz (Note 3)	I <sup>2</sup> C clock and data for ISH or any other I <sup>2</sup> C interfaces
SIO_I2C7_SDA SIO_I2C7_SCL	Input/Output	3.14MHz (Note 3)	I <sup>2</sup> C clock and data for any other I <sup>2</sup> C interfaces
PMC_I2C_SDA PMC_I2C_SCL	Input/Output	3.14MHz	I <sup>2</sup> C clock and data for PMIC or any other I <sup>2</sup> C interfaces
MIPI_I2C_SDA MIPI_I2C_SCL	Input/Output	3.14MHz	I <sup>2</sup> C clock and data for DSI or any other I <sup>2</sup> C interfaces

Notes:  
1. The I<sup>2</sup>C port assignment refers to the CRB implementation. It is an example of how the I<sup>2</sup>C ports can be configured.  
2. For LPSS I<sup>2</sup>C ports muxed with ISH I<sup>2</sup>C ports, refer Gemini Lake SoC - External Design Specification (EDS) and choose the appropriate port function.  
3. At 3.3V Mode Port 5.6 and 7 support up to 1MHz Data rate only. Data rate 1.7MHz and 3.14MHz not supported at 3.3V Mode.

Figure 23-1. I<sup>2</sup>C Interface Topology



To configure the I<sup>2</sup>C ports, follow the pin muxing options listed out in the Gemini Lake SoC - External Design Specification (EDS).

OOD CHA CNVI


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU (I2C/SMB/SPI/UART/CNVI)  
Size: 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.  
Customer: Raichu\_GL  
Date: Monday, October 01, 2018  
Sheet: 17 of 106  
Rev: -1M




SSSID = CPU


USB3.0 Type A




USB3.0 to SATA ODD




WLAN



M.2 PCIe SSD



LAN




M.2 SATA SSD




SATA HDD




ODD




FP




USB3.0 Port1




USB3.0 Port2



USB3.0 Port3



CCD



CARD READER



TS



BT



15 USB\_OC1#
















Figure 9-8. PCI Express\* Device Down Topology





- 46 CPU\_I2C\_SDA\_PMC <<>>
- 46 CPU\_I2C\_SCL\_PMC <<>>
- 31,40,61,63,68,89,91 PLT\_RST# <<>>
- 24 PM\_PWRBTN# <<>>
- 46 PM\_SLP\_S0# <<>>
- 24,40,46 PM\_SLP\_S3# <<>>
- 24,46 PM\_SLP\_S4# <<>>
- 24 SYS\_PWROK <<>>
- 40,46 PMIC\_PWROK <<>>
- 24 RTCRST\_ON <<>>
- 40,46 PMIC\_THERMTRIP# <<>>
- 24,44,46 PROCHOT#\_CPU <<>>
- 61,89 PM\_SUSCLK <<>>
- 24 SUS\_PWRDN\_ACK <<>>
- 24 RSMRST#\_KBC <<>>
- 45,46 3V\_PWROK <<>>
- 24,46 PMIC\_RSMRST# <<>>






RTC\_RST\_N is used to reset the register bits in the RTC well.

RTC\_TEST\_N an external RTC circuit creates a time delay for the signal such that it will go high sometime after the battery voltage is valid. This signal will be internally asserted just after suspend power is up if coin cell battery is weak.

9	RTC_TEST_N	When asserted (0) BIOS may clear the RTC CMOS RAM and system is reset.
17	RTC_RST_N	When asserted (0) all register bits in the RTC well are reset and system is reset.





### 13.2.1 SATA Signal Groups

### Table 13-3. SATA Signal Groups

Group	Signal Name	Direction/ Reference	Description
GPIO	<b>SATA_GP0</b> (GPIO_138)	I/O VIP8A	Serial ATA Port [0] General Purpose.
	<b>SATA_GP1</b> (GPIO_139)	I/O VIP8A	Serial ATA Port [1] General Purpose.
	<b>SATA_DEVSLP0</b> (GPIO_140)	O VIP8A	Serial ATA Port [0] Device Sleep.
	<b>SATA_DEVSLP1</b> (GPIO_141)	O VIP8A	Serial ATA Port [1] Device Sleep.
	<b>SATA_LED_NSATA_LED_N</b> (GPIO_142)	O VIP8A	LED
SATA Transmit	<b>SATA_P0_TXN</b> <b>SATA_P0_TXP</b> <b>SATA_P1_USB3_P5_TXN</b> <b>SATA_P1_USB3_P5_TXP</b>	O VIP24A	Differential Transmit Pair.
SATA Receive	<b>SATA_P0_RXN</b> <b>SATA_P0_RXP</b> <b>SATA_P1_USB3_P5_RXN</b> <b>SATA_P1_USB3_P5_RXP</b>	I VIP24A	Differential Receive Pair.

[illegible]



# Blanking

Confidential For AFTER CSD Use Only

ODD CHA CNVI

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <b>CPU (Reserved)</b>		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 21 of 106



# Blanking

Confidential For AFTER CSD Use Only

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

ODD CHA CNVI

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>CPU (Reserved)</div>		
Size <div>A4</div>	Document Number <div>Raichu_GL</div>	Rev <div>-1M</div>
Date: Monday, October 01, 2018		Sheet 22 of 106




# Blanking

Confidential For ACER CSD Use Only

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(RESERVED)</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 23 of	106



## SSID = KBC

10

SD3V\_S0  
SD3V\_RTC\_AUX

Signal

```

<<<> INT_SERIRQ 16.68
>>> TP_FUN_OFF# 65.99
<<<> LPC_FRAME# CPU 16.68
<<<> LPC_AD_CPU_P3 16.68
<<<> LPC_AD_CPU_P2 16.68
<<<> LPC_AD_CPU_P1 16.68
<<<> LPC_AD_CPU_P0 16.68
>>> LPC_CLK_KBC 16
>>> PLT_RST# 19.31405163.68,89.9

```

```

--<<<TOUCH_EN 24.55.89
-->>>LID_CLOSE# 67.89

--<<<PTP_PWR_EN 65

-->>>PURE_HW_SHUTDOWN# 26.40
-->>>LPC_CLKRUN_CPU 16

--<<<ES1_TXD 61.88

```

```

->>> EC_TP_IN# 24.65
->>> KBC_BEEP 27

```

✓	K310	65,80
✓	K311	65,80
✓	K312	65,80
✓	K313	65,80
✓	K314	65,80
✓	K315	65,80
✓	K316	65,80
✓	K317	65,80
✓	K300	65,80
✓	K301	65,80
✓	K302	65,80
✓	K303	65,80
✓	K304	65,80
✓	K305	65,80
✓	K306	65,80
✓	K307	65,80
✓	K308	65,80
✓	K309	65,80
✓	K310	65,80
✓	K311	65,80
✓	K312	65,80
✓	K313	65,80
✓	K314	65,80
✓	K315	65,80
✓	K316	65,80
✓	K317	65,80

```

>>> KBC_PWRSTN# 65.89
<<< BAT_IN# 43.44

-->>> AD_IA 44
-->>> BT_IA 44
-->>> ALL_SYS_PWRGDO 40
-->>> STDBY_LED 64.89
-->>> OC_Protect_EC 44

```

```

<<<< PMIC_RSMRST# 19.46

<<<< BAT_SCL 43.44
<<<< BAT_SDA 43.44
<<<< SPI_WP_ROM 16.25
<<<< TOUCH_EN 24.55.89
<<<< EC_TP_CLK 65
<<<< EC_TP_DATA 65
>>>> ME_UNLOCK 8
>>>> EC_TP_IN# 24.65

```

```

--<<<RTCST_ON 19
--<<<BLON_OUT 55
-->>>UD_014 06

```

```

-->>>VD_OUT1 26
-->>>PROCHOTR_CPU 13,44,46
-->>>CHARGE_LED 64,89
-->>>DC_BATFULL 64,89
-->>>RSMRST#_KBC 19
-->>>AMP_MUTE# 27
-->>>SS_ENABLE 40

-->>>SYS_PWROK 19
-->>>POWER_LED 64,89
-->>>SPI_MISO_ROM 16,25,91
-->>>SPI_MOSI_ROM 16,25,91
-->>>SPI_CLK_ROM 16,25,91
-->>>SPI_CS_CPU_MD 16,25

```

```

- <<<BISETTOOTH_EN 61,89
- <<<USB_PWR_EN 35
- <<<CHG_ON# 44
- <<<NM_SM_DBG# 20
- >>>WLAN_PERST# 61
- <<<SUS_PWRDN_ACK 19,24
- <<<Jmicron_RST# 60

```

SOC need 1.8V

```

===== <<<DP_BLEN_CPL
===== <<<PM_PWRBTN#

```

SOC need level shift

————<<<EC\_9C14 20




3.3V

PM\_SLP\_S3#

PM\_SLP\_S4#


◀▶ SUS\_PWRDN

```
LPC BUS=>3.3V
SPI BUS=>3.3V/1.8V (VCC_IO2 PIN:124 OPTION)
```



Close to the EC






Intel suggest 100K P



For EC power consumption reserve:







VCC\_LPC(Pin9)



### 3.3 Power-up Scenarios and Timing Sequence

1. For the first time KB9028C boots up when its embedded flash is empty, it will automatically drive **GPXIOA04** and **GPXIOA03** to "High" and **GPXIO56** to "High" within 30ms after the **ECRST#** is de-asserted. This behavior is particularly designed to switch on certain power wells (including the **VCC\_SPI** which located in the deep sleep power well and the suspend power well) and to drive the **RSMRST#** to low. The PCH's SPI interface will only be tri-stated when these conditions are established.
2. The **VCC\_SPI** voltage must be valid within <30ms when it is being switched on by the **GPXIOA04** signal. This timing requirement is crucial because the KB9028C will start to fetch code from the external SPI flash device after 30ms (min).
3. Once the code-moving from the external SPI flash to the KB9028C's embedded flash is accomplished, the KB9028C will conduct self-reset of the 8051 and thus it starts booting from the embedded flash ever since. There will be no more SPI Flash Load-Code Scenario happen ever again. Refer to the Embedded Flash Boot Scenario depicted in the following diagram





HCID_VID_AID	Pull-Down Resistor	Pull-high Resistor	Typical Voltage	Max voltage	KBC Firmware Setting
SA	100 K $\Omega$	10.0 K $\Omega$	3.000 V	3.905 V	$\approx$ 2.875 V
SB	100 K $\Omega$	20.0 K $\Omega$	2.750 V	2.759 V	$\approx$ 2.615 V
SC	100 K $\Omega$	33.0 K $\Omega$	2.481 V	2.493 V	$\approx$ 2.363 V
-1	100 K $\Omega$	47.0 K $\Omega$	2.245 V	2.259 V	$\approx$ 2.123 V
-1M	100 K $\Omega$	64.9 K $\Omega$	2.001 V	2.017 V	$\approx$ 1.934 V
-2	100 K $\Omega$	75.8 K $\Omega$	1.887 V	1.883 V	$\approx$ 1.758 V
Reserved for project use	100 K $\Omega$	100.0 K $\Omega$	1.650 V	1.567 V	$\approx$ 1.758 V
Reserved for project use	100 K $\Omega$	143.0 K $\Omega$	1.359 V	1.374 V	$\approx$ 1.281 V
Reserved for project use	100 K $\Omega$	174.0 K $\Omega$	1.204 V	1.220 V	$\approx$ 1.126 V
Reserved for project use	100 K $\Omega$	215.0 K $\Omega$	1.048 V	1.062 V	$\approx$ 1.126 V

MS 1993-A	Police Register	Police Register	Typical Voltage	No. Lines	MS Terminals Count
55A	NA	103.6A	3.30V	n=108V	n=108
55B	103.6A	NA	0.00V		n=108
55C	103.6A	103.6A	0.00V	0.00V	n=108
49A	20.5A	103.6A	0.00V	0.00V	n=108
199A	22.5A	103.6A	0.00V	0.00V	n=108
199B	47.5A	103.6A	0.00V	0.00V	n=108
199C	84.9A	103.6A	0.00V	0.00V	n=108
Resound	70.8A	103.6A	1.40V	1.40V	n=108
Resound	100.2A	103.6A	0.00V	0.00V	n=108




SPI FLASH ROM (8M byte) for PCH



# Vinafix


**SSID = RBAT**



```
RTC Battery:
Main:23.20068.001
2nd:023.20004.0011
```



Main Func = Thermal Sensor



ODD CHA CNVI

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
INT IO(THERMAL)			
Size	Document Number	Rev	
A4		-1M	
Date: Monday, October 01, 2018		Sheet	26 of 106



```

16 HDA_BTCLK_CODEC >>>
16 HDA_SYNC_CODEC >>>
15,16 HDA_SOUND_CTL >>>
16 HDA_SDOUT_CODEC >>>


    24 AMP_MUTE# >>>

55,59 DMIC1_CLK_CON >>>
55,59 DMIC1_DATA_CON >>>
29 AUD_HP1 JACK_L2 >>>
29 AUD_HP1 JACK_R2 >>>
29,89 AUD_HP1_IDE >>>
55,59 RING2 >>>
29,89 SLEEPSE >>>
24 KBC_BEEP >>>
20 HDA_SPKR >>>

16 HDA_RST#_CODEC >>>
29 AUD_SPK1_R_L >>>
29 AUD_SPK1_R_L+ >>>
29 AUD_SPK1_R_L- >>>
29 AUD_SPK1_R_R >>>
29 AUD_SPK1_R_R+ >>>
29 AUD_SPK1_R_R- >>>

19,24,40,46 PM_SLP_S3# >>>

```





# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved) Audio AMP</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 28	of 106



SSID = AUDIO

Speaker




27 AUD\_SPK1\_R\_L-  
27 AUD\_SPK1\_R\_L+  
27 AUD\_SPK1\_R\_R-  
27 AUD\_SPK1\_R\_R+

27 AUD\_HP1\_JACK\_L2  
27 AUD\_HP1\_JACK\_R2  
27,89 AUD\_HP1\_JD#  
27,29,89 RING2  
27,29,89 SELEEVE

29,89 AUD\_HP1\_JACK\_L1  
27,29,89 RING2  
27,29,89 SELEEVE

89 AUD\_SPK1\_L-  
89 AUD\_SPK1\_L+  
89 AUD\_SPK1\_R-  
89 AUD\_SPK1\_R+

29,89 AUD\_HP1\_JACK\_L1  
89 AUD\_HP1\_JACK\_R1  
89 AUD\_HP1\_JD#\_TYPE



ODD CHA CNV1

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title  
Audio (HP/SPK/MIC Jack)  
Size A3 Document Number  
Raichu GL  
Date: Monday, October 01, 2018 Sheet 29 of 106 Rev -1M



# Blanking

Confidential For ACER CSD Use Only






ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 30 of	106









18 LAN\_PCIE\_TX\_P  
 18 LAN\_PCIE\_TX\_N  
 18 LAN\_PCIE\_RX\_P  
 18 LAN\_PCIE\_RX\_N  
 18 LAN\_CLK\_CPU\_P  
 18 LAN\_CLK\_CPU\_N  
 18 LAN\_CLKREQ\_CPU\_N  
 19,24,40,61,63,68,89,91 PLT\_RST#  
 18 PCIE\_WAKE2\_CPU<<<

32 LAN\_MDI0\_P  
 32 LAN\_MDI0\_N  
 32 LAN\_MDI1\_P  
 32 LAN\_MDI1\_N  
 32 LAN\_MDI2\_P  
 32 LAN\_MDI2\_N  
 32 LAN\_MDI3\_P  
 32 LAN\_MDI3\_N







SSID = LAN






Form containing the title, document number, revision, date, and sheet information. The title is "RJ45+Transformer". The document number is "Raichu\_GL". The revision is "-1M". The date is "Monday, October 01, 2018". The sheet number is "32" of "106".





89 SD\_DATA0  
89 SD\_DATA1  
89 SD\_DATA2  
89 SD\_DATA3  
89 SD\_CMD  
89 SD\_CLK  
89 SD\_WP



	PROTECT CONTACT		DETECT CONTACT
	WRITE PROTECT POSITION	WRITE ENABLE POSITION	
CARD UNINSERTION	OPEN	OPEN	OPEN
CARD INSERTION	OPEN	CLOSE	CLOSE


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b><i>Reserved (USB2.0 CONN)</i></b>		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 34 of 106



---


---

---

---

---

---




---

---

---

---

---



---


---

---




---

---

---



## 24 USB\_PWR\_EN &gt;&gt;&gt;




PIN NO.	1	2	3	4					
SIGNAL NAME	VBUS	D-	D+	GN					
PIN NO.	5		6		7	8	9		
SIGNAL NAME	StdA_SSRX-		StdA_SSRX+		GN-DRAIN	StdA_SSTX-	StdA_SSTX+		



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 36 of	106



# Blanking

Confidential For AFTER CSD Use Only

ODD CHA CNVI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 37 of	106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>USB (RSVD)</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 38	of 106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI

<b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 39 of	106








# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)DS3</b>		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018	Sheet 41 of	106



# Blanking

Confidential For ACER CSD Use Only


ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 42 of	106




# ANNIE solution


## Adaptor in to generate DCBATOUT



## BATTERY CONNECTOR



## Battery Insert Button



ODD CHA CNVI



緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title			INT IO(DC IN/BATT CONN)
Size	Document Number	Rev	
A3			
Raichu GL			-1M
Date:	Monday, October 01, 2018	Sheet	43 of 106




SSID = Charger



Total Power Setting



IADP: AC adapter detect current:  
IADP: 20 or 40 x (V<sub>acc</sub> - V<sub>accn</sub>) / 10mohm  
IDCHG: Discharge detect current:  
= 8 or 16 x (V<sub>srn</sub> - V<sub>srp</sub>)



Sta	PM_SELF_A8	Adaptive Control	AC_Protect_percent	AC_Protect_Count	Stance	IADP_GAIN	CM_VREF	Current to Voltage	FR4407	FR4403	CAL	V <sub>onmp</sub>	V <sub>onse</sub>	R1	R2
45W	AC+Battery	High	2.37	100%	2.4174	20	40	1.2 V	1.93392	604	100	1.213598	1.7136	41.2	100
65W	AC+Battery	High	2.42	100%	2.4338	10	40	1.2 V	1.93392	604	100	1.200826	1.9536	16.2	100
90W	AC+Battery	High	4.74	100%	4.8348	10	40	1.2 V	1.93392	604	100	1.205686	1.93392	604	100
120W	AC+Battery	High	6.31	100%	6.4362	10	40	1.2 V	2.57848	113	100	1.20676	2.57848	113	100
135W	AC+Battery	High	7.1	100%	7.242	10	40	1.2 V	2.8968	180	100	1.207	2.8968	180	100

ODD CHA CN1

緯創資通 Wistron Corporation  
21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei 30501, Taiwan, R.O.C.

044\_Power (Charger\_BQ24780S)

Doc Number: -1M

Rev: 1

Doc: 044\_Power (Charger\_BQ24780S)




Rev: 1

Doc: 044\_Power (Charger\_BQ24780S)

Rev: 1




## OFFPAGE





## OFFPAGE



**Main Func = CPU CORE**

## I2C, Other signals




Table 4-2. Gemini Lake PMIC and SoC Signal Connections

Genint/Local PHEC Pins	Genint/Local Src Pin Name	Src Pin	Soc Pin	Voltage Rail
BRQ#	TBD	TBD	Input	1.8V (Src Internal)
THERMTRIP#	THERMTRIP_N	J53	Output	1.8V (Src Internal)
PROCHOT#	PROCHOT_N	J54	Output	1.8V (Src Internal)
SUP_54#	PMU_SUP_54_N	J49	Output	1.8V (Src Internal)
SUP_53#	PMU_SUP_53_N	D51	Output	1.8V (Src Internal)
SUP_50#	PMU_SUP_50_N	C52	Output	1.8V (Src Internal)
CLK_PWRK#	SOC_PWRK#	D25	Input	External PU 20K to V3P3A and PD 100K to GND
RCMSTR#	RCM_STR_N	F27	Input	External PU 20K to V3P3A and PD 100K to GND
DATA	PHEC <b>ENC_54</b>	TBD	Input/ Output	1.8V (Src Internal)
CLK	PHEC <b>ENC_SCL</b>	TBD	Output	1.8V (Src Internal)

Table 4-32 DDR\_SEL0.1 selection on VDDQ and LDO\_VPP

DDR_MEL1.1.8	DDR selection	VDDQ voltage	LDO_VPP voltage	V1P2A Voltage	V1T Voltage	Description
(L.L.L)	LPDDR3	1.200V	1.800V	1.200V	0.600V	-
(L.L.H)	DDR3L	1.350V	OFF	1.200V	0.675V	LDO_VPP unused
(L.H.L)	LPDDR4	1.100V	1.800V	1.200V	0.550V	-
(L.H.H)	DDR4	1.200V	2.500V	1.200V	0.600V	-
(H.L.L)	DDR3	1.200V (V1P2A boot timing)	1.800V	OFF	0.600V	V1P2A merged to VDDQ
(H.L.H)	DDR3L	1.350V	1.800V (SLP_S3_B coded)	1.200V	0.675V	LDO_VPP can be used as optional LDO
(H.H.L)	LPDDR4	1.100V	1.500V	1.200V	0.550V	V1T unused
(H.H.H)	DDR4	1.200V (V1P2A boot	2.500V	OFF	0.600V	V1P2A merged to VDDQ

ODD CHA CNV

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
046_Power(BD2671_I2C)			
Size Custom	Document Number		Rev
	Raichu_GL		-1M
Date	Monday, October 01, 2018	Sheet 46 of	106








# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>Reserved</b>		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 48 of 106




# Blanking

Confidential For ACER CSD Use Only


ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>Reserved</b>		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 49 of 106





VNN[BUCK1], VCCRAM[BUCK3]



5-5 G3 to S5/S4 & S5/S4 to S0 Power Sequence (DDR\_SEL2,1,0="000""010""011")




Figure 5-2 G3 to S5/S4 & S5/S4 to S0 Power Sequence

ODD CHA CNVI

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

050\_Power(BD2671\_VNN)

Size

A3

Document Number

Raichu\_GL

Rev

-1M

Date

Monday, October 01, 2018

Sheet

50

of

106

CONFIDENTIAL








# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)</b>		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 52 of 106



# Blanking

Confidential For AFTER CSD Use Only

ODD CHA CNVI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 53 of	106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)1D8V</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 54 of	106








**SSID = VIDEO**

**Panel Conn.**


**Main Func = LCD**



STAR-CON40-1-GP  
20.K0809.040  
2nd = 020.K0150.0040  
3rd = 20.K0678.040



**EMI Request:**



ODD CHA CNV1

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b> <b>LCD Connector</b>	
<b>Size</b> Custom	<b>Document Number</b> <b>Raichu GL</b>
<b>Date</b> Monday, October 01, 2016	<b>Rev</b> <b>-1M</b>
<b>Sheet</b> 55	<b>of</b> 106




8 CRT\_DDI\_TX\_N0  
8 CRT\_DDI\_TX\_P0  
8 CRT\_DDI\_TX\_N1  
8 CRT\_DDI\_TX\_P1




8 CRT\_AUX\_CPU\_N  
8 CRT\_AUX\_CPU\_P  
8 CRT\_HPD\_CON





### Colay



### Colay



### Colay



ODD CHA CNVI

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Display (CRT)**

Size  
A4

Document Number

**Raichu\_GL**


Rev  
**-1M**

Date: Monday, October 01, 2018

Sheet 56 of 106



## HDMI Level Shifter & CONNECTOR





# Blanking

Confidential For AFTER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 58 of	106



(Blank)








Confidential For ACER CSD Use Only

ODD CHA CNVI




		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)</b>		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 59 of 106



### SATA ODD Connector



### SATA HDD Connector





SSID = WLAN

CNVI

- 17 CNV\_RF\_RESET# >>
- 17 CNV\_WR\_DN1 <<
- 17 CNV\_WR\_DP1 <<
- 17 CNV\_WR\_DN0 <<
- 17 CNV\_WR\_DP0 <<
- 17 CNV\_WR\_CLKP <<
- 17 CNV\_WR\_CLKN <<
- 17 CNV\_WT\_DN1 <<
- 17 CNV\_WT\_DP1 <<
- 17 CNV\_WT\_DN0 <<
- 17 CNV\_WT\_DP0 <<
- 17 CNV\_WT\_CLKN <<
- 17 CNV\_WT\_CLKP <<
- 17,89 XTAL\_CLKREQ >>
- 17 CNV\_BRI\_RSP <<
- 17 CNV\_RGI\_DT\_R <<
- 17 CNV\_RGI\_RSP <<
- 17 CNV\_BRI\_DT\_R <<

BT








- 18 BT\_USB20\_P <<
- 18 BT\_USB20\_N <<

WLAN

- 18 WLAN\_PCIE\_TX\_P >>
- 18 WLAN\_PCIE\_TX\_N >>
- 18 WLAN\_PCIE\_RX\_P <<
- 18 WLAN\_PCIE\_RX\_N <<
- 18 WLAN\_CLK\_CPU\_P >>
- 18 WLAN\_CLK\_CPU\_N >>
- 18,89 PCIE\_WAKE#\_CPU <<
- 20 WLAN\_DET <<
- 18 WLAN\_CLKREQ\_CPU\_N <<

Other

- 24,89 WIFI\_RF\_EN >>
- 24,89 BLUETOOTH\_EN >>
- 24,68 E51\_TXD >>
- 19,89 PM\_SUSCLK >>
- 9,24,31,40,63,68,89,91 PLT\_RST# >>
- 17 CLKIN\_XTAL\_LCP <<
- 24 WLAN\_PERST# >>
- 89 WLAN\_RST >>
- 89 CNV\_RF\_RESET#\_R <<
- 89 WLAN\_DET\_R <<
- 89 WLAN\_PCIE\_TX\_P4 <<
- 89 WLAN\_E51\_TXD <<
- 89 PEG\_CLKREQS\_WLAN# <<






# Blanking




Confidential For ACER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 62 of	106







# TYPE-M NGFF CARD FOR PCIE/SATA SSD




~~LAB check~~

## SSID = eMMC






## Power button LED






## Power STDBY\_LED

## Battery LED2 (DC\_BATFULL)



## Battery LED1 (CHARGE)



ODD CHA CNVI

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**LED / Button / Power Button**

Size  
A4

Document Number

**Raichu GL**

Rev  
-1M

Date: Monday, October 01, 2018

Sheet 64 of 106



SSID = KBC

## Internal KeyBoard Connector

24.89 KBC\_PWRBTN# <<< \_\_\_\_\_  
24.89 KSI[0..7] >>> \_\_\_\_\_  
24.89 KSO[0..17] <<< \_\_\_\_\_

17 CPU\_I2C\_SCL\_P4 <<> \_\_\_\_\_  
17 CPU\_I2C\_SDA\_P4 <<> \_\_\_\_\_


24 EC\_TP\_CLK <<> \_\_\_\_\_  
24 EC\_TP\_DATA <<> \_\_\_\_\_

89 CPU\_I2C\_SDA\_TP <<> \_\_\_\_\_  
89 CPU\_I2C\_SCL\_TP <<> \_\_\_\_\_







89 EC\_TP\_CLK\_C <<> \_\_\_\_\_  
89 EC\_TP\_DATA\_C <<> \_\_\_\_\_

89 TP\_IN#\_R <<> \_\_\_\_\_  
24.89 TP\_FUN\_OFF# <<> \_\_\_\_\_

20 TP\_IN#\_CPU << \_\_\_\_\_  
24 EC\_TP\_IN# << \_\_\_\_\_  
24 PTP\_PWR\_EN >>> \_\_\_\_\_



Pin	Signal
1	POWER(VCC)
2	POWER(GND)
3	C08
4	C07
5	C06
6	C05
7	C04
8	C03
9	C02
10	C01
11	R16
12	R15
13	R14
14	R13
15	R12
16	R11
17	R10
18	R09
19	R08
20	R07
21	R06
22	R05
23	R04
24	R03
25	R02
26	R01
27	R18
28	R17



ODD CHA CNV

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taiwan, R.O.C.

Title: Key Board/Touch Pad  
Size: Custom  
Document Number: Raichu\_GL  
Date: Monday, October 01, 2018  
Sheet: 65 of 106  
Rev: -1M



# Blanking


Confidential For Acer CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 66 of	106



Confidential For ACER CSD Use Only



Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

ODD CHA CNVI

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Sensor (Hall-Sensor)**

Size  
A4

Document Number


**Raichu\_GL**

Rev  
**-1M**

Date: Monday, October 01, 2018

Sheet 67 of 106





Confidential For ACER CS Use Only



# Blanking

ODD CHA CNVI

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***G Sensor (Reserved)***

Size  
A4

Document Number

**Raichu\_GL**

Rev  
**-1M**

Date: Monday, October 01, 2018

Sheet 69 of 106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 70 of	106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 71 of 106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 72 of	106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 73 of	106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)</b>		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 74 of 106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 75 of	106



# Blanking

ODD CHA CNVI

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**GPU (1/5) PEG**

Size

A4

Document Number

**Raichu\_GL**

Rev

**-1M**

Date: Monday, October 01, 2018


Sheet 76 of 106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>GPU (2/5) DIGITAL</b>		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 77 of 106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>GPU (3/5) VRAM</b>		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 78 of 106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>GPU (4/5) GPIO</b>		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 79 of 106



# Blanking

Confidential For PCER CSD Use Only

ODD CHA CNVI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>GPU (5/5) PWR/GND</b>		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 80 of 106



# Blanking

Confidential For AFTER CSD Use Only

ODD CHA CNVI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>VRAM1,2 (1/4)</b>		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 81 of 106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>VRAM3,4 (2/4)</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 82 of	106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>VRAM5,6 (3/4)</b>		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 83 of 106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>VRAM7,8 (4/4)</b>		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 84 of 106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>VGA_CORE</b>		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 85 of 106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>DISCRETE VGAPOWER</b>		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 86 of 106



# Blanking

Confidential For Acer CSD Use Only

ODD CHA CNVI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 87 of	106



# Blanking


Confidential For ACER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 88 of 106




# Check test point




## Top side

19,24,31,40,61,63,68,91 PLT\_RST# <<< 1 AFTP6


## DCIN






## Battery




## Touch PAD



## Daughter BD




## USB3.0




## WLAN




## HDMI




## KB




## LCD1




## EMI Solution




## WLAN1




## SSD1




## RTC1




## LED




## AUDIO1




## HDD1




## LCD1




## ODD1




## SPK1




## SSD1



## SD1



## RJ1



ODD CHA CNV

緯創資通

Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

File

UNUSED PARTS/EMI Capacitors

Size

Document Number

Custom

Raichu GL

Date

Monday, October 01, 2018

Sheet


89 of 106



# Blanking






Confidential For AFTER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 90 of	106



19,24,31,40,61,63,68,89 PLT\_RST# >>>  
17 SIO\_SPI\_0\_FS1 >>>  
16,24,25 SPI\_CLK\_ROM >>>  
16,24,25 SPI\_MISO\_ROM >>>  
16,24,25 SPI\_MOSI\_ROM >>>  
20 TPM\_IRQ# >>>



ODD CHA CNVI

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

INT IO (TPM)

Size  
A4

Document Number

Raichu\_GL

Rev





-1M

Date: Monday, October 01, 2018

Sheet 91 of 106



18 FP\_USB20\_P  
18 FP\_USB20\_N



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

ODD CHA CNVI

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**INT IO (Finger Printer)**

Size

Document Number

**Raichu\_GL**

Rev

**-1M**

Date: Monday, October 01, 2018

Sheet 92 of 106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 93 of	106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 94 of	106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 95 of	106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 96	of 106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Raichu_GL</b>		Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 97 of	106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)</b>		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 98 of 106



Confidential For ACER CSD Use Only

ODD CHA CNVI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)</b>		
Size A4	Document Number <b>Raichu_GL</b>	Rev <b>-1M</b>
Date: Monday, October 01, 2018		Sheet 99 of 106



# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Table of Content		
Size A4	Document Number Raichu_GL	Rev -1M
Date: Monday, October 01, 2018	Sheet 100	of 106



# Blanking

Confidential For ACER CSD Use Only

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

ODD CHA CNVI

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size  
A4

Document Number  
Raichu\_GL


Date  
Monday, October 01, 2018

Rev  
-1M


Sheet 101 of 106




**G3 to S5/S4**



S0 | S3 | S4 | G3





## Gemini Lake G3 Cold Boot Power-Up






Gemini LAKE SEQUENCE & BLOCK DIAGRAM






PCH SMBus Block Diagram



KBC SMBus Block Diagram






# Blanking

Confidential For ACER CSD Use Only

ODD CHA CNVI

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>Title</b> <b>THERMAL/AUDIO BLOCK DIAGRAM</b>					
<b>Size</b> A4		<b>Document Number</b> <b>Raichu_GL</b>			<b>Rev</b> <b>-1M</b>
<b>Date:</b> Monday, October 01, 2018		<b>Sheet</b> 105		<b>of</b> 106	



